

Preliminary Information
ADV7127
FEATURES

140 MSPS Throughput Rate
10-Bit D/A Converter
-48dB SFDR
RS-343A/RS-170 Compatible Output
Complimentary Outputs
TTL Compatible Inputs
Internal Reference
+5 V CMOS Monolithic Construction
48-Pin TQFP Package
Low Power Dissipation
Low Power Standby Mode
Industrial Temperature Range (-40°C - 85°C)

APPLICATIONS

Digital Video Systems
High Resolution Color Graphics
Digital Radio Modulation
Image Processing
Instrumentation
Video Signal Reconstruction
Direct Digital Synthesis (DDS)
Wireless LAN


GENERAL DESCRIPTION

The ADV7127* is a high speed, digital-to-analog convertor on a single monolithic chip. It consists of a 10-Bit, video D/A converter with complimentary output, a standard TTL input interface and a high impedance, analog output, current sources.

The ADV7127 has a 10-Bit wide input port. A single +5V power supply and clock are all that are required to make the part functional.

The ADV7127 is fabricated in a CMOS process. Its monolithic CMOS construction ensures greater functionality with lower power dissipation. The ADV7127 is available in a small outline 28-lead SOIC or 24-lead TSSOP package.

The ADV7127 also has a power down mode.

FUNCTIONAL BLOCK DIAGRAM

PRODUCT HIGHLIGHTS

- 1.140 MSPS Throughput.
2. Guaranteed monotonic to 10 bits.
3. Compatible with a wide variety of high resolution color graphics systems including RS-343A and RS170A.

ADV7127-SPECIFICATIONS

($V_{AA}^1 = +3.3$ V; $V_{REF} = +1.235$ V (ext); $R_{SET} = TBA \Omega$, $R_L = 37.5 \Omega$, $C_L = 10 \mu F$.
All specifications T_{MIN} to T_{MAX}^2 unless otherwise noted.)

| Parameter | $V_{AA} = 3.3V$ | Units | $V_{AA} = 5V^3$ | Units | Test Conditions/Comments |
|--|-----------------|----------------|-----------------|----------------|-------------------------------|
| STATIC PERFORMANCE | | | | | |
| Resolution (Each DAC) | 10 | Bits | 10 | Bits | |
| Accuracy (Each DAC) | | | | | |
| Integral Nonlinearity ³ | ± 1 | LSB max | ± 1 | LSB max | |
| Differential Nonlinearity ³ | ± 1 | LSB max | ± 1 | LSB max | Guaranteed Monotonic |
| Gray Scale Error | ± 5 | % Gray Scale | ± 5 | % Gray Scale | |
| Coding | | Binary | | Binary | |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V_{INH} | 2.1 | V min | 2.4 | V min | |
| Input Low Voltage, V_{INL} | 0.6 | V max | 0.8 | V max | |
| Input Current, I_{IN} | ± 1 | μA max | ± 1 | μA max | $V_{IN} = 0.4$ V or 2.4 V |
| Input Capacitance, C_{IN} | 10 | pF typ | 10 | pF typ | |
| ANALOG OUTPUT | | | | | |
| Current Range | tbd | mA min | 15 | mA min | |
| | tbd | mA max | 22 | mA max | |
| Output Current | | | | | |
| White Level | tbd | mA min | 16.74 | mA min | |
| | | mA max | 18.50 | mA max | |
| Black Level | tbd | μA min | 0 | μA min | |
| | tbd | μA max | 50 | μA max | |
| LSB Size | tbd | μA typ | 17.28 | μA typ | |
| Output Compliance, V_{OC} | 0 | V min | 0 | V min | |
| | tbd | V max | +1.4 | V max | |
| Output Impedance, R_{OUT} | 100 | k Ω typ | 100 | k Ω typ | |
| Output Capacitance, C_{OUT} | 30 | pF max | 30 | pF max | $I_{OUT} = 0$ mA |
| DYNAMIC PERFORMANCE | | | | | |
| SFDR ^{3,4} | -48 | dBc max | -48 | dBc max | FCLK = 125 MHz, FOUT = 2 MHz |
| SFDR ^{3,4} | -48 | dBc max | -48 | dBc max | FCLK = 100 MHz, FOUT = 2 MHz |
| SFDR ^{3,4} | -48 | dBc max | -48 | dBc max | FCLK = 125 MHz, FOUT = 16 MHz |
| SFDR ^{3,4} | -48 | dBc max | -48 | dBc max | FCLK = 100 MHz, FOUT = 16 MHz |
| SFDR ^{3,4} | -48 | dBc max | -48 | dBc max | FCLK = 125 MHz, FOUT = 40 MHz |
| SFDR ^{3,4} | -48 | dBc max | -48 | dBc max | FCLK = 100 MHz, FOUT = 40 MHz |
| Glitch Impulse | 50 | pV secs typ | 50 | pV secs typ | |
| DAC Noise ⁵ | 200 | pV secs typ | 200 | pV secs typ | |
| VOLTAGE REFERENCE | | | | | |
| Voltage Reference Range, V_{REF} | 1.21 | V min | 1.21 | V min | $V_{REF} = 1.235$ V (ext) |
| | 1.235 | V typ | 1.235 | V typ | |
| | 1.26 | V max | 1.26 | V max | |
| Input Current, I_{VREF} | 10 | mA typ | 10 | mA typ | |
| VOLTAGE REFERENCE (INT)³ | | | | | |
| Voltage Reference Range, V_{REF} | 1.21 | V min | 1.21 | V min | |
| | 1.235 | V typ | 1.235 | V typ | |
| | 1.26 | V max | 1.26 | V max | |
| Output Impedance, R_{OUT} | 100 | k Ω typ | 100 | k Ω typ | |
| POWER REQUIREMENTS | | | | | |
| V_{AA} | 3.3 | V typ | 5 | V typ | |
| Digital Supply Current ⁶ | 30 | mA max | 30 | mA max | 50 MHz |
| | 30 | mA max | 30 | mA max | 140 MHz |
| Analog Supply Current ⁶ | tbd | mA max | tbd | mA max | |
| Standby Current | tbd | mA max | 5 | mA max | |
| Power Supply Rejection Ratio | 0.5 | /% max | 0.5 | /% max | COMP = 0.1 μF |

NOTES

¹ $\pm 5\%$ for all versions.

²Temperature range (T_{MIN} to T_{MAX}): -40°C to +85°C. Max Junction Temperature $T_J = 110$ °C

³Guaranteed by Characterisation

⁴See Appendix A for performance Graphs: SFDR to Nyquist Frequency Plot, SFDR to -2 MHz Frequency window, SNR vs O/P Frequency plot and THD vs O/P Frequency plot.

⁵This includes effects due to clock and data feedthrough.

⁶Pixel port is continuously clocked with data corresponding to a linear ramp.

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹

($V_{AA} = +5 V \pm 5\%$; $V_{REF} = +1.235 V$; $R_L = 37.5 \Omega$, $C_L = 10 \mu F$; $R_{SET} = 560 \Omega$ ohms.
All Specifications T_{min} to T_{max} ² unless otherwise noted).

| Parameter | 140MHz Version | Units | Conditions/Comments |
|-------------|----------------|---------|-------------------------------|
| f_{max} | 140 | MHz max | Clock Rate |
| t_1^4 | 2 | ns min | Data & Control Setup Time |
| t_2^4 | 2 | ns min | Data & Control Hold Time |
| t_3^4 | 7.1 | ns min | Clock Cycle Time |
| t_4^4 | 2.85 | ns min | Clock Pulse Width High Time |
| t_5^4 | 2.85 | ns min | Clock Pulse Width Low Time |
| t_6 | 12 | ns typ | Analog Output Delay |
| t_7 | 1 | ns typ | Analog Output Rise/Fall Time |
| t_8^3 | 12 | ns typ | Analog Output Transition Time |
| t_{pline} | 1 | pclk | Pipeline Delay |
| t_{pdown} | tba | ns typ | Powerdown/Powerup Time |

NOTES


¹TTL input values are 0 to 3 volts, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

²Temperature Range (T_{min} to T_{max}): -40 to +85°C

³Sample Tested at 25°C to ensure compliance

⁴Guaranteed by Characterisation

Specifications subject to change without notice.

TIMING DIAGRAM

NOTES

1. Output delay (t_6) measured from the 50% point of the rising edge of CLOCK to the 50% point of full scale transition.
2. Output rise/fall time (t_7) measured between the 10% and 90% points of full scale transition.
3. Transition time (t_8) measured from the 50% point of full scale transition to within 2% of the final output value.

ORDERING INFORMATION¹

| Package | Speed 50MHz | Option 140 MHz |
|----------------------|----------------|-------------------|
| (R-28A) ² | ADV7127KR50 | ADV7127KR140 |
| (RU-24) ³ | ADV7127KRU50 | ADV7127KRU140 |

NOTES

¹ All devices are specified for -40 to +85°C operation

² SOIC Package

³ TSSOP Package



ABSOLUTE MAXIMUM RATINGS*

| | | |
|---|-------|-----------------------------------|
| V _{AA} to GND | | +7V |
| Voltage on any Digital Pin | | GND-0.5V to V _{AA} +0.5V |
| Ambient Operating Temperature (T _A) | | -40°C to +85°C |
| Storage Temperature (T _S) | | -65°C to +150°C |
| Junction Temperature (T _J) | | +150°C |
| Lead Temperature (Soldering, 10 secs) | | 300°C |
| Vapor Phase Soldering (1 minute) | | 220°C |
| I _{OUT} to GND ¹ | | 0V to V _{AA} |

NOTES

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


¹ Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

PIN CONFIGURATION
28 PIN SOICPIN CONFIGURATION
24 PIN TSSOP

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7127 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!






TABLE 1. VIDEO OUTPUT TRUTH TABLE (RSET = 560Ω, RLOAD = 37.5Ω)

| Description | I _{OUT} | $\overline{I_{OUT}}$ | DAC Input Data |
|-------------|------------------|----------------------|----------------|
| WHITE LEVEL | 17.62 | 0 | 3FFH |
| VIDEO | Video | 17.62 - Video | Data |
| BLACK LEVEL | 0 | 17.62 | 000H |